An FPD switch module M with w terminals on each side is said to be universal if every set of nets satisfying the dimensional constraint (i.e., the number of nets on each side of M is at most w) is simultaneously routable through M 8]. Chang, Wong, and Wong have identi ed a class of universal switch blocks in 8]. In this paper, we consider the design and routing problems for another popular model of switch modules called switch matrices. Unlike switch blocks, we prove that there exist no universal switch matrices. Nevertheless, we present quasi-universal switch matrices which have the maximum possible routing capacities among all switch matrices of the same size, and show that their routing capacities converge to those of universal switch blocks.
Introduction
Field-Programmable Devices (FPDs) refer to any digital, user-con gurable integrated circuits used to implement logic functions. Due to their short production time and low prototyping cost, FPDs have become a very popular alternative to realizing logic designs. Figure 1 shows the architectures of major commercially available FPDs. As illustrated in Figures 1(a) and (b), a Field-Programmable Gate Array (FPGA) consists of an array of logic modules that can be connected by general routing resources. The logic modules contain combinational and sequential circuits that implement logic functions. The routing resources consist of horizontal and vertical channels and their intersection areas. An intersection area of a horizontal and a vertical channels is referred to as a switch module. A net can change its routing direction via a switch module; this requires using at least one programmable switch inside the switch module. A large circuit that cannot be accommodated into a single FPGA is divided into several parts; each part is realized by an FPGA and these FPGAs are then interconnected by a Field-Programmable Interconnect Chip (FPIC) (see Figure 1(c) ). In a Complex Programmable Logic Device (CPLD), logic modules are surrounded by continuous horizontal and vertical routing tracks (see Figure 1(d) ). Similar to FPGAs, an intersection area of a horizontal and a vertical channels in an FPIC or a CPLD is also referred to as a switch module.
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y Corresponding author: Yao-Wen Chang. Department of Computer and Information Sciences, National Chiao Tung University, Hsinchu 300, Taiwan. E-mail: ywchang@cis.nctu.edu.tw. FAX: +886-3-5721490. Recent works by 5, 17] have shown that the feasibility of FPGA design is constrained more by routing resources than by logic resources, and often routing delays, rather than logic-module delays, dominate the performance of FPGAs. Therefore it is desirable to facilitate routing in the design of FPGAs and FPICs. Switch modules are the most important component of the routing resources in FPDs. Studies by 6, 8, 15] have shown that the higher the routability of the switch modules, the smaller the track count is needed to achieve 100% routing completion. Hence, increasing the routability of a switch module also improves the area performance of a router. Therefore, it is of signi cant importance to consider switch-module design. In current technology, FPD programmable switches usually consume a large amount of area. Due to the area constraint, the number of switches that can be placed in a switch module is usually limited, implying limited routability. Therefore, there is a basic trade-o between routability and area for switch-module architectures.
There are two types of switch modules in commercially available FPDs, switch matrices and switch blocks. (See Figure 2 for their models.) The e ects of switch-module architectures on routing for the symmetricarray-based FPGAs were rst studied experimentally by Rose and Brown 15] . A theoretical study of exibility and routability was later presented based on a stochastic model 6]. The primary conclusion in both of the studies in 6, 15] is that high pin-to-track connectivity together with relatively low switch-module connectivity is a better solution to the routability and area trade-o . Therefore, the architecture of a switch module is of particular importance, due to a relatively small switch population in a switch module. Chang et al. 8 ] proposed a class of high-routability switch blocks and analyzed three types of well-known switch blocks; they showed theoretically and experimentally that switch blocks with higher routability usually lead to better area performance, which con rms the ndings by 6, 15] .
In this paper, we focus on switch matrices. Not much work has been reported on switch-matrix design. 16] studied the e ects of using the two switch-module architectures|switch matrices and switch blocks|on routing. Based on the study in 16], an FPGA/FPIC with switch matrices in general needs fewer switches but more routing tracks for routing completion than that with switch blocks. This work shows the trade-o s in using the two types of switch modules.
In this paper, we consider the design and routing problems for universal switch matrices. An FPD switch module M with w terminals on each side is said to be universal if every set of nets satisfying the dimensional constraint (i.e., the number of nets on each side of M is at most w) is simultaneously routable through M 8]. We prove that there exist no universal switch matrices. Nevertheless, we present quasiuniversal switch matrices which have the maximum possible routing capacities among all switch matrices of the same size, and show that their routing capacities converge to those of universal switch modules. Each of the quasi-universal switch matrices of size w has a total of only 14w ? 20 (14w ? 21) switches if w is even (odd), w > 1, compared to a fully populated one which has 3w 2 ? 2w switches. We prove that no switch matrix with less than 14w?20 (14w?21) switches can be quasi-universal. Experimental results demonstrate that the quasi-universal switch matrices improve routabilty at the chip level.
The rest of the paper is organized as follows. Section 2 gives the preliminaries for our problem. Section 3 explores the feasibility conditions of switch matrices. Section 4 presents the quasi-universal switch matrices. Section 5 gives an example graph modeling for detailed routing. Finally, experimental results are reported in Section 6.
Preliminaries
A switch matrix consists of a grid of w horizontal and w vertical tracks. We represent a switch matrix by M w (or M if w is not of concern). There are two types of switches in a switch matrix, crossing switches and separating switches. (See Figure 2(a) .) If a crossing switch at the intersection of a horizontal and a vertical tracks is`ON," the two tracks are connected; if it is`OFF," the tracks are not connected and are thus electrically non-interacting. If a separating switch on a track is`OFF," the track is split into two electrically non-interacting routing segments so that the terminals on opposite sides can be used independently; if it is ON," the track becomes a single electrical track. In Figure 2 A connection is an electrical path between two terminals on di erent sides of a switch module. Connections can be of six types, each of which is characterized by two sides of a module, as shown in Figure 3 . For example, type-6 connections connect terminals on the left and the bottom sides of a module. Type-1 and type-2 connections are straight connections whereas the others are bent connections.
A routing requirement vector (RRV)ñ is a six-tuple (n 1 ; n 2 ; : : :; n 6 ), where n i is the number of type-i connections required to be routed through a switch module, 0 n i w, i = 1; 2; : : :; 6. An RRVñ is said to be routable on a switch module M, denoted byñ / M, if there exists a routing forñ on M. For example, the RRV (0; 1; 0; 1; 1;1) is routable on the switch matrix shown in Figure 4 by programming the switches 1, 2, 3, and 7 to be ON, and a routing solution is illustrated by the thick lines; on the other hand, the RRV (2; 2; 1; 0; 1;0) is not routable on the switch matrix. and su cient conditions for an RRVñ = (n 1 ; n 2 ; : : :; n 6 ) to be routable on M: n 1 + n 3 + n 6 w (1) n 2 + n 3 + n 4 w (2) n 1 + n 4 + n 5 w (3) n 2 + n 5 + n 6 w: (4) Note that the number of nets routed through each side of M can not exceed w; this dimensional constraint is characterized by the preceding four inequalities, one for each side. Therefore, a USM has the maximum routing capacity, and it is desirable to nd such a universal switch matrix, if any. In this paper, we design a class of switch matrices with best possible routing capacities and give the qualitative and quantitative analyses for the matrices.
Feasibility Conditions
In this section, we explore the feasibility conditions of switch matrices.
Lemma 1 An RRVñ is routable on a switch matrix M w (ñ / M w ) only ifñ = (w; w; 0; 0; 0; 0) or the following set of inequalities is satis ed: n 1 + n 3 + n 6 w (5) n 2 + n 3 + n 4 w (6) n 1 + n 4 + n 5 w (7) n 2 + n 5 + n 6 w (8) n 1 + n 2 + maxfn 3 + n 5 ; n 4 + n 6 g 2w ? 1:
Proof: The proof is inspired by the work in 19]. Obviously, (w; w; 0; 0; 0;0) / M w . It is trivial that Inequalities (5){ (8) are necessary conditions for an RRVñ to be routable on M w because nets routed through each side of M w can not exceed w. We show that Inequality (9) is also a necessary condition for n / M. Consider the RRVñ = (0; 0; w; 0; w ? 1; 0). We show thatñ is maximally routable. Clearly, any increment in n 1 ; n 2 ; n 3 ; n 4 , or n 6 would result in violation of the necessary conditions (5) or (6) . To verify that it is also impossible to increase n 5 , see Figure 5 (a). Since n 3 = w, track t 1 , on the left side of the switch matrix in Figure 5 (a), must be used to route a type-3 net, say net x. Net x must turn upward somewhere on the track t 1 , and this will prevent one track on the bottom side of the switch matrix from routing type-5 nets. For example, if net x turns upward at the intersection of track t 1 and track t 3 , then track t 3 cannot be used to route type-5 nets. Therefore, n 5 = w ?1 cannot be increased andñ is maximally routable. Consider the RRVñ = (i; i; w ? i; 0; w ? i ? 1; 0), for 1 i w ? 1. Since n 1 = n 2 = i, there are i horizontal tracks and i vertical tracks that must be used to route n 1 type-1 and n 2 type-2 nets. Further, these tracks can not be used to route any other type of nets. Therefore, routing RRVñ on M w can be reduced to routingñ 0 on M 0 of size w ? i by pre-routing n 1 type-1 and n 2 type-2 nets, whereñ 0 = (0; 0; w ? i; 0; w ? i ? 1; 0). For the case where n 1 6 = n 2 , since routing a bent net (a type-3, -4, -5, or -6 net) requiring using a horizontal and a vertical tracks, the combined number of type-3 and -5 (type-4 and -6) is limited by i = maxfn 1 ; n 2 g. Hence for the case where n 1 6 = n 2 , routing RRVñ on M w can also be reduced to routingñ 0 on M 0 of size w ? i by pre-routing n 1 type-1 and n 2 type-2 nets, whereñ 0 = (0; 0; w ? i; 0; w ? i ? 1; 0) and i = maxfn 1 ; n 2 g. Theorem 1 There exists no universal switch matrix.
Also, by Lemma 1, an RRV is simply unroutable on any switch matrix if the RRV fails to satisfy Inequalities (5){(9). We call an RRV non-trivial if it satis es Inequalities (5){(9); otherwise, it is trivial (trivially unroutable). A switch matrix M is said to be quasi-universal if all non-trivial RRVs are routable on M. We give the formal de nition of a quasi-universal switch matrix (Q-USM for short) as follows:
De nition 2 A switch matrix M w is called quasi-universal if Inequalities (5){(9) are the necessary and su cient conditions for an RRVñ = (n 1 ; n 2 ; : : :; n 6 ) to be routable on M w .
Since Inequalities (5){(9) are the most fundamental routing constraints, a Q-USM has the maximum routing capacity among all switch matrices. It is thus of particular importance to nd such class of switch matrices.
Quasi-Universal Switch Matrices (Q-USM)
In this section, we present procedures for constructing the Q-USM and give quantitative analyses for the matrices. 
Procedures for Q-USM Design

Proof of the Quasi-Universality
In this subsection, we show that the diagonal switch matrices constructed by the procedures mentioned earlier are \cheapest" Q-USM. Let w = f(w; w; 0; 0;0; 0)g f(n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 )jn 1 + n 3 + n 6 w; n 2 + n 3 + n 4 w; n 1 + n 4 + n 5 w; n 2 + n 5 + n 6 w; n 1 + n 2 + maxfn 3 + n 5 ; n 4 + n 6 g 2w ? 1g:
To prove that a diagonal switch matrix D w is quasi-universal, we must show that all RRVs in w are routable on D w . The proof of the quasi-universality is based on mathematical induction and is informally described as follows. It is trivial to show that D 1 and D 2 are quasi-universal. Assume that all diagonal switch matrices are quasi-universal for w m. To prove that the claim holds for the case where w = m + 2, we give constructive routings for all maximally routable RRVs in m+2 ? m on D w+2 by applying the routings for the cases where w m. Further, we claim that the number of switches used by each of our diagonal switch matrices is, in fact, the minimum requirement for a switch matrix to be quasi-universal. To establish the proof, we rst need some de nitions and lemmas. Let r +90 (ñ) (r ?90 (ñ)) denote a 90-degree rotation counterclockwise (clockwise), r h (ñ) (r v (ñ)) a re ection along the horizontal (vertical) axis for a routing con guration forñ. For example, ifñ = (1; 2; 3; 4; 5;6), r +90 (ñ) = (2; 1; 4; 5; 6; 3), r ?90 (ñ) = (2; 1; 6; 3; 4;5), r h (ñ) = (1; 2; 6; 5; 4;3), and r v (ñ) = (1; 2; 4; 3; 6;5). We have the following de nition and lemmas:
De nition 3 Two routing con gurations forñ andm are equivalent ifñ (m) can be obtained by performing a sequence of r +90 , r ?90 , r h , and/or r v operations onm (ñ). We say thatñ andm are in the same equivalence class and denoteñ andm byñ m. Proof: Since the diagonal switch matrix D is symmetrical, we can obtain the same diagonal switch matrix by performing the rotation or re ection operations. The claim thus follows.
Lemma 3 (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) / D w =) (n 1 + 2; n 2 + 2; n 3 ; n 4 ; n 5 ; n 6 ) / D w+2 .
Proof: Ifñ = (n1; n2; n3; n4;n5;n6) / D w ,ñ must satisfy Inequalities (5){(9), according to Lemma 1.
When routingñ 0 = (n 1 +2; n 2 +2; n 3 ; n 4 ; n 5 ; n 6 ) on D w+2 (see Figure 7) , we can use tracks t 1 and t 2 (t 3 and t 4 ) to pre-route two type-1 (type-2) nets. Hence, as illustrated in Figure 7 , the routing on the remaining part of D w+2 is identical to routingñ on D w . The claim thus follows. Lemma 4 (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) / D w =) (n 1 ; n 2 ; n 3 + 1; n 4 + 1; n 5 + 1; n 6 + 1) / D w+2 .
Proof: Ifñ = (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) / D w ,ñ must satisfy Inequalities (5){(9), according to Lemma 1.
When routingñ 0 = (n 1 ; n 2 ; n 3 + 1; n 4 + 1; n 5 + 1; n 6 + 1) on D w+2 (see Figure 8) , we can use the crossing switches on the four corners of D w+2 to pre-route a type-3, a type-4, a type-5, and a type-6 nets. As illustrated in Figure 8 , the routing on the remaining part of D w+2 is identical to routingñ on D w . Therefore, n 0 / D w+2 . Lemma 5 (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) / D w =) (n 1 + 1; n 2 + 1; n 3 + 1; n 4 ; n 5 ; n 6 ) / D w+2 (also, (n 1 + 1; n 2 + 1; n 3 ; n 4 + 1; n 5 ; n 6 ); (n 1 + 1; n 2 + 1; n 3 ; n 4 ; n 5 + 1; n 6 ), and (n 1 + 1; n 2 + 1; n 3 ; n 4 ; n 5 ; n 6 + 1) / D w+2 ).
When routingñ 0 = (n 1 + 1; n 2 + 1; n 3 + 1; n 4 ; n 5 ; n 6 ) on D w+2 (see Figure 9 (a)), we can use the bottomand right-most tracks of D w+2 to pre-route a type-1 and a type-2 nets, the crossing switch on the upper-left corner of D w+2 to pre-route a type-3 net. As illustrated in Figure 9 (a), the routing on the remaining part of D w+2 is reduced to routingñ on D w . Applying similar techniques, the RRVñ 0 = (n 1 + 1; n 2 + 1; n 3 ; n 4 + 1; n 5 ; n 6 ); (n 1 + 1; n 2 + 1; n 3 ; n 4 ; n 5 + 1; n 6 ) or (n 1 + 1; n 2 + 1; n 3 ; n 4 ; n 5 ; n 6 + 1) can also be routed on D w+2 (see Figures 9(b){(d) ). Therefore,ñ 0 / D w+2 . Figure 9 : Pre-routing a type-1, a type-2 nets on two outer-most tracks and a corresponding bent net on the unused corner.
Lemma 6 (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) / D w =) (n 1 +1; n 2 ; n 3 +1; n 4 +1; n 5 ; n 6 ) / D w+2 (also, (n 1 ; n 2 +1; n 3 + 1; n 4 ; n 5 ; n 6 + 1); (n 1 + 1; n 2 ; n 3 ; n 4 ; n 5 + 1; n 6 + 1), and (n 1 ; n 2 + 1; n 3 ; n 4 + 1; n 5 + 1; n 6 ) / D w+2 ).
When routingñ 0 = (n 1 + 1; n 2 ; n 3 + 1; n 4 + 1; n 5 ; n 6 ) on D w+2 (see Figure 10) , we can use the crossing switches on the two upper corners of D w+2 to pre-route a type-3 and a type-4 nets, and the bottom-most track to pre-route a type-1 net. As illustrated in Figure 10 (a), the routing on the remaining part of D w+2 is reduced to routingñ on D w . Applying similar techniques, the RRVñ 0 = (n 1 ; n 2 + 1; n 3 + 1; n 4 ; n 5 ; n 6 + 1); (n 1 + 1; n 2 ; n 3 ; n 4 ; n 5 + 1; n 6 + 1) or (n 1 ; n 2 + 1; n 3 ; n 4 + 1; n 5 + 1; n 6 ) can also be routed on D w+2 (see Figure 10: Pre-routing two bent nets on the corresponding corners and a straight net on the unused outer-most track.
Lemmas 3{6 give constructive routings for most maximally routable RRVs in w+2 ? w on D w+2 by extending the routings for D w . However, there exist some RRVs in w+2 ? w that can not be derived from Lemmas 3{6. We proceed to identify those RRVs in the following discussion.
If an RRVñ = (n 1 ; n 2 ; n 3 ; n 4 ; n 5 ; n 6 ) is non-trivial for D w , then any of the following RRVs (sayñ 0 ) (n 1 + 2; n 2 + 2; n 3 ; n 4 ; n 5 ; n 6 ), (n 1 ; n 2 ; n 3 + 1; n 4 + 1; n 5 + 1; n 6 + 1), (n 1 + 1; n 2 + 1; n 3 + 1; n 4 ; n 5 ; n 6 ), (n 1 + 1; n 2 + 1; n 3 ; n 4 + 1; n 5 ; n 6 ), (n 1 + 1; n 2 + 1; n 3 ; n 4 ; n 5 + 1; n 6 ), (n 1 + 1; n 2 + 1; n 3 ; n 4 + 1; n 5 ; n 6 + 1), (n 1 + 1; n 2 ; n 3 + 1; n 4 + 1; n 5 ; n 6 ), (n 1 + 1; n 2 ; n 3 ; n 4 ; n 5 + 1; n 6 + 1), (n 1 ; n 2 + 1; n 3 + 1; n 4 ; n 5 ; n 6 + 1), and (n 1 ; n 2 +1; n 3 ; n 4 +1; n 5 +1; n 6 ) is non-trivial for D w+2 . We say an RRV such asñ 0 to be derivable from w , since it is in w+2 and can be obtained by performing some operation de ned in Lemmas 3{6 on an RRṼ n 2 w ; it is underivable, otherwise. Based on Lemmas 3{6, we have the fact thatñ / D w =)ñ 0 / D w+2 . Does there exist any underivable RRVs? As an example, (0; 0; w + 1; 1; w + 1; 1) 2 w+2 is underivable from w . (At rst glance, it seems that the RRV can be obtained by performing the operation de ned in Lemma 4 on (0; 0; w; 0; w; 0); unfortunately, (0; 0; w; 0; w;0) 6 2 w .) We have the following lemmas. w; (23) n 1 + n 4 + n 5 w; (24) n 2 + n 5 + n 6 w; (25) n 1 + n 2 + maxfn 3 + n 5 ; n 4 + n 6 g 2w + 1:
By Inequality (9) in Lemma 1,ñ 2 w except that n 1 + n 2 + n 3 + n 5 = 2w + 1; (27) n 1 + n 2 + n 4 + n 6 = 2w + 1;
(28) n 1 + n 2 + n 3 + n 5 = 2w; or (29) n 1 + n 2 + n 4 + n 6 = 2w:
We show that Equalities (27) and (28) are illogical. Combining Inequalities (22) and (23), (23) and (24), (22) and (25), and (24) and (25), we have n 1 + n 2 + n 4 + n 6 + 2n 3 2w; (31) n 1 + n 2 + n 3 + n 5 + 2n 4 2w; (32) n 1 + n 2 + n 3 + n 5 + 2n 6 2w; (33) n 1 + n 2 + n 4 + n 6 + 2n 5 2w:
By Equalities (28) and (31), we have 2w + 1 = n 1 + n 2 + n 4 + n 6 n 1 + n 2 + n 4 + n 6 + 2n 3 2w, a contradiction. Similarly, Equality (27) is illogical. Therefore, we need to consider only Equalities (29) and (30). We identify the underivable RRVs induced by Equalities (29) and (30) in the following. Subtracting (29) from (32) and (33), we have n 4 = n 6 = 0. Substituting zeros for n 4 and n 6 in Equalities (22), .. ., (25), we have n 1 + n 3 w; (35) n 2 + n 3 w; (36) n 1 + n 5 w; (37) n 2 + n 5 w:
By Inequalities (29), (35), .. ., (38), we have n 1 + n 3 = n 2 + n 3 = n 1 + n 5 = n 2 + n 5 = w. Therefore, n 1 = n 2 and n 3 = n 5 . Based on Lemmas 3{8, we have the following theorem. Table 1 ] on the diagonal switch matrix.) Hence by induction, the diagonal switch matrices are quasi-universal.
Thus we have shown that the diagonal switch matrices are quasi-universal, and they thus have the maximum routing capacity among all switch matrices of the same size. It is easy to see that each diagonal switch matrix of size w contains 6w ?8 (6w?9) crossing switches if w is even (odd), and 8w?12 separating switches, w > 1. In particular, the numbers of switches are also the minimum requirement for a switch matrix to be quasi-universal. 1; 0; w). Since they all satisfy Inequalities (5){(9), they must be routable on a quasi-universal switch matrix. The set of switches needed to route the the four RRVs is equivalent to the \union" of the switches in the four corresponding routing topologies shown in Figure 5 ( Figure 5 shows an example for the case where w = 6).
It is thus easy to see that 6w ? 8 (6w ? 9 if w is odd) crossing switches and 8w ? 12 separating switches, w > 1, are the minimum requirement for a switch matrix to be quasi-universal by counting the number of switches in the \union" set.
Hence, the diagonal switch matrices are the \cheapest" quasi-universal switch matrices. Note that the number of switches required for a diagonal switch matrix is very small, compared to a fully populated switch matrix which has w 2 crossing switches and 2w 2 ? 2w separating switches.
Routing-Capacity Analysis
Let D w and U w be a diagonal switch matrix and a universal switch module of size w, respectively. Let Proof:
F Dw = fñjn 1 + n 3 + n 6 w; n 2 + n 3 + n 4 w; n 1 + n 4 + n 5 w; n 2 + n 5 + n 6 w; n 1 + n 2 + maxfn 3 + n 5 ; n 4 + n 6 g (2w ? 1)g f(w; w; 0; 0; 0; 0)g:
The closed form for the cardinality of F Dw , w > 0, can be obtained as follows:
jF Dw j = jfñjn 1 + n 3 + n 6 w; n 2 + n 3 + n 4 w; n 1 + n 4 + n 5 w; n 2 + n 5 + n 6 wgj Note that the identity jF Dw j = jfñjn 1 + n 3 + n 6 w; n 2 + n 3 + n 4 w; n 1 + n 4 + n 5 w; n 2 + n 5 + n 6 wgj Theorem 5 (Capacity ratio) (1) jF Dw j=jF Uw j is a strictly increasing function of w, w > 0; (2) Therefore, the routing capacity of a diagonal switch matrix converges to that of a universal switch module of the same size. Table 2 summarizes the routing capacities for the universal switch module and the diagonal switch matrices and their capacity ratios. Table 2 : Capacity comparison of the universal switch modules and the diagonal switch matrices.
Graph Modeling for Detailed Routing
In the previous section, we showed theoretically that the diagonal switch matrices have high routing capacities. To explore the e ects of switch-matrix architectures on chip-level routing, we shall test the area performance of a router on an FPD chip using benchmark circuits. To develop a router for experimentation, we may model an FPD as a graph and apply the graph-search technique to FPD routing. In this section, we use a symmetrical-array-based FPGA as an example to demonstrate the graph modeling. Given an FPGA architecture, we use a vertex to represent a wire segment or a logic-module pin, and an edge to represent a connection that can be established by programming a switch or by using a track in the switch matrix. See Figure 11 for an illustration. Figure 11 (b) shows a logic module with two pins on one side. We introduce two vertices p 1 and p 2 for the two pins shown in the gure. There are two horizontal (vertical) routing tracks partitioned into four wire segments (for the portion considered here), two on each of the left and right (the top and bottom) sides of the switch matrix. We introduce a vertex for each wire segment (i 1 ; i 2 ; : : :; i 8 in Figure 11(c) ) and an edge between the two vertices associated with each pair of wire segments abutted on the switch matrix (edges (i 1 ; i 3 ); (i 6 ; i 8 ), etc). If there is a crossing switch connected to any pin or wire segment, then introduce an edge between the two corresponding vertices. (Note that the switches in the connection module can be viewed as crossing switches. A connection module is, in fact, a switch module with no separating switches.) For instance, since pin p 1 can connect to wire segment i 1 (i 2 ), an edge e 1 (e 2 ) between vertices p 1 and i 1 (i 2 ) is created. For each crossing switch, we create additional four edges for its incident wire segments (thus a clique for the four vertices associated with those segments is formed). The graph modeling is thus done. In addition to the graph modeling, however, we need to use two data structures to cope with the problems of connection con icts. The con icts arise in two forms:
Mutually exclusive crossing switches: Two crossing switches with no separating switch between them are mutually exclusive. For example, in Figure 11 , crossing switches s 1 and s 2 can not be used for di erent connections at the same time since there is no separating switch between them. In this case, we say that s 1 and s 2 are in the same exclusion set. Algorithm 12 provides a method to nd the exclusion sets for a switch matrix. Mutually exclusive connections: Two connections are mutually exclusive if they do not belong to the same net and are incident on the same crossing switch. For example, in Figure 11 , edges (i 1 ; i 5 ) and (i 3 ; i 7 ) can not be used for di erent connections at the same time since the connections are mutually exclusive. It is easy to derive an algorithm similar to Algorithm 12 to identify all mutually inclusive connections. With the data structures, we can incorporate the detection for illegal connections and exclusion sets into a router.
Based on the graph modeling, we may formulate the routing problem as nding a set of disjoint trees (a forest), one tree for a net and each tree connecting all terminals of a net. Any graph search-based algorithm such as maze router can be used for detailed routing. 
Experimental Results
To explore the e ects of switch-matrix architectures on routing, we implemented a maze router based on the graph modeling mentioned in the preceding section in the C language and ran on a SUN Ultra workstation. We tested the area performance of the router based on the CGE 15] and SEGA 14] benchmark circuits. Table 3 gives the names of the circuits, the numbers of logic modules in the FPGAs, and the numbers of nets and connections in the circuits. A logic-module pin was connected to any of the w tracks in the adjacent routing channel. The switch-matrix architectures used were the diagonal switch matrices, randomly generated switch matrices with the same numbers of switches as those in the diagonal switch matrices, and the switch matrices designed by 19] .
The quality of a switch matrix was evaluated by the area performance of the detailed router. Table 4 shows the results. For the results listed in this table, we determined the minimum number of tracks w required for 100% routing completion for each circuit, using the three kinds of switch matrices. Because net ordering often a ects the performance of a maze router, we routed the benchmark circuits by using the following three net-ordering schemes to avoid possible biases: (1) net order as given in the original benchmark circuits, (2) shortest net rst (non-decreasing order of net lengths), and (3) longest net rst (non-increasing order of net lengths). Also, since our main goal is to make fair comparisons for various switch-matrix architectures, no rip-and-reroute phase was incorporated in the maze router (optimization might bias the comparison). The running times ranged from 3 sec for the smallest circuit (9symml) to 160 sec for the largest one (Z03). Our results show that, among the three kinds of switch matrices, the diagonal switch matrices usually needed the minimum w's for 100% routing completion, no matter what order was used. The results show that our diagonal switch matrices can improve the routability at the chip level.
It should be noted that the design in 19] is based on a di erent switch-matrix routing model from ours| in 19], only one crossing or separating switch can be used for routing a connection on a switch matrix, and at most 2w separating switches can be placed on a switch matrix, whereas ours allows multi-switch routing and does not have the upper-bound constraint, 2w; therefore, it is impossible to make completely fair comparison with 19] . (This is why we also compared our designs with those randomly generated switch matrices.)
We also performed experiments to explore the e ects of net density on the area performance of switch matrices. We randomly generated connections on a 15 15 (number of logic modules) FPGA. For this purpose, we assume that the number of pins on each logic module is unlimited (so that we could test denser circuits). As shown in Table 5 and Figure 13 , the denser the circuit, the better the diagonal switch matrices than the randomly generated switch matrices. This phenomenon reveals the facts that the routability of a single switch matrix plays a more important role when (1) the connection density on a chip gets denser and (2) the switch matrices become larger. Notice that denser applications and larger chips are trends of the commercial applications and products. Therefore, we expect that the switch-matrix architectures will have even greater impact on FPD chip routability than they are now. Number of connections 1000 1200 1400 200 400 600 800 Figure 13 : Comparison of the area performance by using the diagonal switch matrices and randomly generated switch matrices for di erent numbers of connections on a 15 15 FPGA. 9  9  10  9  9  9  9  9  9  DMA  10  11  10  10  10  10  12  13  12  BNRE  11  12  12  9  9  10  13  14  13  DFSM  11  12  11  10  11  10  12  13  12  Z03  15  15  15  12  13  12  15  16  16  9symml  10  11  10  9  11  10  9  10  10  alu2  11  11  11  9  10  9  11  11  10  alu4  12  13  12  11  12  12  13  13 Table 4 : Number of tracks needed for detailed-routing completion for the CGE (top 5) and SEGA (bottom 9)
benchmark circuits by using the three schemes for net order: (1) original net order as given in the benchmark circuits, (2) shortest net rst (non-decreasing order of net lengths), and (3) longest net rst (non-increasing order of net lengths).
Concluding Remarks
We have presented a class of quasi-universal switch matrices and shown theoretically and experimentally that they result in better area performance in routing. Our research also con rms the ndings by 6, 8, 15] that switch modules with larger routing capacities often result in better routing solutions. Also, our study has shown that the routability of a single switch matrix plays a more important role when (1) the net density on a chip gets denser, and (2) the switch matrices become larger. Since denser applications and larger chips are trends of the commercial applications and products, the switch-matrix architectures would have even greater impact on FPD chip-level routability than they are now.
To explore the e ects of FPD switch-matrix architectures on routing, we adopted the bottom-up apNumber of #Tracks needed for detailed routing connections Diagonal  Random  200  12  12  400  16  17  600  22  24  800  31  35  1000  34  38  1200  38  43  1400  40  45   Table 5 : Comparison of the area performance by using the diagonal switch matrices and randomly generated switch matrices for various connection densities, based on a 15 15 FPGA. proach by optimizing a single switch matrix rst (and future work shall extend to the cases for multiple switch matrices in series). The methodology is mainly motivated by the golden rule \optimize the common cases" 10], which is the key to contemporary computer designs. For real applications, most connections are short (the common cases); for example, about 60% (90%) of connections in the CGE 15] and SEGA 14] benchmark circuits are routed through no more than two ( ve) switch modules, independent of the sizes of FPGAs. Therefore, the architecture of a single switch module is of particular importance. In contrast, though theoretically sound and interesting, the worst-case scenario|emphasizing the worst-case routing instance| for exploring the architectural e ects is often pathologically pessimistic and rarely corresponds to practical applications. (See 12], the Turing Award lecture by R. M. Karp.) We believe that the average/common-case scenario shall be a superior alternative to architectural design.
